Serial No.: 09/652,023 Docket No.: 108391-00011

## **IN THE CLAIMS:**

Claim 1: (**Currently Amended**) A microprocessor to which a plurality of memory units including a first memory unit and a second memory unit and having physical addresses different from each other are externally connected, said microprocessor comprising:

a first address conversion unit which carries out a first address conversion by assigning assigns a first physical address of said a first said unit out-of-said plurality of memory units to a first logical address of a load module stored in a said first memory unit, wherein said load module includes an instruction code instructions and numerical data;

a copying unit which copies <u>said</u> an instruction code from said load module stored in said first memory unit to <u>said</u> a second memory unit <u>out of said plurality of memory units</u>; and

a second address conversion unit which <u>carries out a second address conversion</u>

<u>different from the first address conversion by assigning assigns</u> a <u>second</u> physical address of said second memory unit to a <u>second</u> logical address of the instruction code copied to said second memory unit, wherein

said first address conversion unit comprises a first comparator that compares a requested logical address with said <u>first</u> logical address of said first memory unit, and

said second address conversion unit comprises a second comparator that compares said requested logical address with said <u>second</u> logical address <u>assigned with said physical</u> address of said second memory unit.

3

Serial No.: 09/652,023 Docket No.: 108391-00011

Claim 2. (**Original**) The microprocessor according to claim 1, wherein when said load module stored in said second memory unit is accessed, said first address conversion unit assigns the physical address of said first memory unit to the logical address of said load module to be accessed, and said second address conversion unit assigns the physical address of said second memory unit to said logical address of the instruction code from said load module to be accessed.

0>

Claim 3. (**Original**) The microprocessor according to claim1, wherein said load module stored in said first memory unit includes data for image processing and the instruction codes for image processing.

Claim 4. (Currently Amended) A microprocessor to which a plurality of memory units including a first memory unit and a second memory unit and having physical addresses different from each other are externally connected, said microprocessor comprising:

a first address conversion unit which <u>carries out a first address conversion by assigning</u> assigns a <u>first</u> physical address of <u>said</u> a first memory unit <del>out of said plurality of memory units</del> to a <u>first</u> logical address of a load module stored in a said first memory unit, wherein said load module include an instruction code <u>instructions</u> and <u>numerical</u> data;

a processing unit which temporarily stores and copies <u>said</u> an instruction code from said load module stored in said first memory unit to <u>said</u> a second memory unit <del>out of said plurality</del> of memory units; and

a second address conversion unit which <u>carries out a second address conversion</u>

<u>different from the first address conversion by assigning assigns</u> a <u>second</u> physical address of

Serial No.: 09/652,023 Docket No.: 108391-00011

said second memory unit to a <u>second</u> logical address of the instruction code copied to said second memory unit, wherein

said first address conversion unit comprises a first comparator that compares a requested logical address with said <u>first</u> logical address <del>assigned with said physical address of said first memory unit</del>, and

said second address conversion unit comprises a second comparator said requested logical address with said <u>second</u> logical address <del>assigned with said physical address of said second memory unit</del>.

(Original) The microprocessor according to claim 1, wherein when said load module stored in said second memory unit is accessed, said first address conversion unit assigns the physical address of said first memory unit to the logical address of said load module to be accessed, and said second address conversion unit assigns the physical address of said second memory unit to said logical address of the instruction code from said load module to be accessed.

(Original) The microprocessor according to claim , wherein said load module stored in said first memory unit includes data for image processing and the instruction codes for image processing.

ル イ. (Currently Amended) A memory device comprising:

a plurality of memory units including a first memory unit including a first memory unit and a second memory unit and having physical addresses different from each other;

Serial No.: 09/652,023

Docket No.: 108391-00011

a first address conversion unit which carries out a first address conversion by assigning assigns a first physical address of said a first memory unit out-of-said plurality of memory units to a first logical address of a load module stored in said first memory unit, wherein said load module includes an instruction code instructions and numerical data;

a copying unit which copies said an instruction code from said and instruction code from said load module stored in said first memory unit to said a second memory unit out of said plurality of memory units: and

a second address conversion unit which carries out a second address conversion different from the first address conversion by assigning assigns a second physical address of said second physical address of said second memory unit to a second logical address of the instruction code copied to said second memory unit, wherein

said first address conversion unit comprises a first comparator that compares a requested logical address with said first logical address assigned with said physical address of said-first memory unit, and

said second address conversion unit comprises a second comparator that compares said requested logical address with said second logical address assigned with said physical address of said second memory unit.

(Original) The memory device according to claim 1, wherein when said load module stored in said second memory unit is accessed, said first address conversion unit assigns the physical address of said first memory unit to the logical address of said load module to be accessed, and said second address conversion unit assigns the physical address of said

Serial No.: 09/652,023 Docket No.: 108391-00011

second memory unit to said logical address of the instruction code from said load module to be accessed.

Claim (Original) The memory device according to claim, wherein said load module stored in said first memory unit includes data for image processing and the instruction codes for image processing.

Claim 10. (Original) The memory device according to claim 7, wherein the access speed of said second memory unit is faster than the access speed of said first memory unit.

Claim 1. (Original) The memory device according to claim 10, wherein said second memory unit is constituted of a synchronous DRAM.

Claim 12. (Currently Amended) A memory device comprising:

a plurality of memory units <u>including a first memory unit and a second memory unit and</u> having physical addresses different from each other;

a first address conversion unit which <u>carries out a first address conversion by assigning</u> assigns a <u>first physical address of said</u> a first memory unit <u>out of said plurality of memory units</u> to a <u>first logical address of a load module stored in said first memory unit, wherein said load module includes <u>an instruction code instructions</u> and <u>numerical</u> data;</u>

a processing unit which temporarily stores and copies <u>said</u> an instruction code from said load module stored in said first memory unit to <u>said</u> a second memory unit <del>out of said plurality</del> of memory units; and

Serial No.: 09/652,023 Docket No.: 108391-00011

a second address conversion unit which <u>carries out a second address conversion</u>

<u>different from the first address conversion by assigning assigns</u> a <u>second</u> physical address of said second memory unit to a <u>second</u> logical address of the instruction code copied to said second memory unit, wherein

said first address conversion unit comprises a first comparator that compares a requested logical address with said <u>first</u> logical address <u>assigned with said physical address of</u> said first memory unit, and

said second address conversion unit comprises a second comparator that compares said requested logical address with said <u>second</u> logical address <u>assigned with said physical</u> address of said second memory unit.

Claim 19. (New) The microprocessor according to claim 1, wherein the first address conversion unit carries out the first address conversion for information including the numerical data.

Claim 20. (New) The microprocessor according to claim 1, wherein the second address conversion unit carries out the second address conversion for the instruction code.

Claim 21. (New) The microprocessor according to claim 4, wherein the first address conversion unit carries out the first address conversion for information including the numerical data.

Serial No.: 09/652,023 Docket No.: 108391-00011

Claim 22. (New) The microprocessor according to claim 4, wherein the second address conversion unit carries out the second address conversion for the instruction code.

Claim 23. (New) The memory device according to claim 7, wherein the first address conversion unit carries out the first address conversion for information including the numerical data.

Claim 24. (New) The memory device according to claim 1, wherein the second address conversion unit carries out the second address conversion for the instruction code.

Claim 26. (New) The memory device according to claim 12, wherein the first address conversion unit carries out the first address conversion for information including the numerical data.

Claim 26. (New) The memory device according to claim 12, wherein the second address conversion unit carries out the second address conversion for the instruction code.